Abstract
Reliability-aware synthesis exploits the properties of fault masking to improve the reliability of logic circuits. My dissertation investigates how synthesis constraints can impact the effectiveness of this technique. © 2012 IEEE.
| Original language | English |
|---|---|
| Title of host publication | 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012 |
| DOIs | |
| State | Published - 2012 |
Fingerprint
Dive into the research topics of 'Impact of logic synthesis on soft error rate of digital integrated circuits'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver