Post-Layout Gate Sizing for Zero Area-Delay-Penalty Soft Error Mitigation

Ahmed Yiwere, Taharat Tazrin, Janani Aravind, Daniel Limbrick

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Original languageEnglish
Title of host publicationUnknown book
StatePublished - 2020

Cite this